[1]
H. Takayashiki, M. Sato, K. Komatsu, and H. Kobayashi, “A Skewed Multi-banked Cache for Many-core Vector Processors”, superfri, vol. 6, no. 3, pp. 86–101, Sep. 2019.