(1)
Takayashiki, H.; Sato, M.; Komatsu, K.; Kobayashi, H. A Skewed Multi-Banked Cache for Many-Core Vector Processors. superfri 2019, 6, 86-101.